

TecForum TF-MP2:

Dynamic Characterization of DC-DC Converters









rt I: Dynamic Characterization of DC-DC Converters from a System's Perspective

Istvan Novak, Oracle-America Inc. Kendrick Barry Williams, Oracle-America Inc. Chris Young, Intersil Corporation Brandon Howell, Intersil Corporation Jason R. Miller, Oracle-America Inc. Gustavo Blando, Oracle-America Inc.

мкФ





Part II: Power Filter Network and its Effect on DC-DC Converters

Kendrick Barry Williams, Oracle-America Inc. Istvan Novak, Oracle-America Inc. Brandon Howell, Intersil Corporation Chris Young, Intersil Corporation

мκΦ





Outline

- Part I: Dynamic Characterization of DC-DC Converters from a System's Perspective
- I. Introduction and background
 - Dynamic specification items
 - Output filter
 - Modulator
 - Error amplifier and Loop compensation
- II. Dynamic parameters of DC-DC converters from a system's perspective





Outline (continued):

- III. Output impedance of DC-DC converters
 - How source impedance influences output impedance
 - Multiple Converters in Parallel
 - Observations and Assumptions
 - Digital Control
- IV. Measurements, Modeling, Simulations
 - Measurements
 - Modeling, simulations
- Conclusions





Outline

Part II: Power Filter Network and its Effect on DC-DC Converters

- I. Introduction and Background Information
 - DC Converters Introduction
 - Power Filter Introduction
 - DC Converter Specifications
 - Filter Specifications
 - The DC Converter Application
 - Cross-Over Frequency





Outline (continued)

- Power Filter Application
- Filter input impedance, converter looking toward the load
- Filter input impedance, the load looking toward the converter
- Filter Inductor
- II. Actual Circuit Used and Measurements
 - Added Bulk Capacitors Removed
- Summary





Motivation

- Number of DC-DC converters is on the rise
- Dynamic noise allowance keeps shrinking
- Recent converter trends offer new solutions





Quiz Question 1

 Which step response will guarantee smaller worst-case noise A or B?







Quiz Question 2

 Which impedance profile will guarantee smaller worst-case noise, A or B?







Quiz Question 3

- In what frequency range will the converter loop influence transient response and output impedance?
 - Up to 10x the cross-over frequency
 - Not above the cross-over frequency
 - Up to 2x the cross-over frequency





Outline

Part I: Dynamic Characterization of DC-DC Converters from a System's Perspective

I. Introduction and background

- Dynamic specification items
- Output filter
- Modulator
- Error amplifier and Loop compensation
- II. Dynamic parameters of DC-DC converters from a system's perspective





Non-isolated Buck Converter





The Feedback Loop







Dynamic Parameters

- Loop stability is the most important
- Load response or output impedance
- Line response, input impedance
- Output ripple, ringing noise





Output Filter in Voltage-Mode Control



$$G_F = \frac{Z_{Load} \parallel Z_C}{Z_L + Z_{Load} \parallel Z_C}$$

17



G_F Transfer Function

Assume infinite load impedance







G_F Transfer Function





Modulator





Error Amplifier and Loop Compensation

- **PID (Proportional-Integral-Derivative)**
- Type I (Integral)
- Type II (Integral-Proportional)
- Type III (Integral-Proportional-Derivative)





Type I Compensation











Type II Compensation





Type III Compensation





A Type III Implementation





Putting the Loop Together



A typical loop gain plot for voltage-mode control with Type III compensation.

Important parameters:

- Cross-over frequency
- Phase margin
- Gain margin





Closed-Loop Output Impedance





Line Regulation



UBM Electronics



Outline

Part I: Dynamic Characterization of DC-DC Converters from a System's Perspective

- I. Introduction and background
 - Dynamic specification items
 - Output filter
 - Modulator
 - Error amplifier and Loop compensation
- II. Dynamic parameters of DC-DC converters from a system's perspective





The Reverse Pulse Technique



Assumptions:

- PDN is LTI
- Random current steps
- Bounded step size
- Bounded step speed















Outline (continued):

III. Output impedance of DC-DC converters

- How source impedance influences output impedance
- Multiple Converters in Parallel
- Observations and Assumptions
- Digital Control
- IV. Measurements, Modeling, Simulations
 - Measurements
 - Modeling, simulations
- Conclusions





1.E+6

1.E+7

1.E+2

1.E+3

1.E+4

1.E+5

Frequency [Hz]




Closed-Loop Output Impedance





Closed-Loop Output Impedance vs. Crossover Frequency





Outline (continued):

- III. Output impedance of DC-DC converters
 - How source impedance influences output impedance
 - Multiple Converters in Parallel
 - Observations and Assumptions
 - Digital Control
- IV. Measurements, Modeling, Simulations
 - Measurements
 - Modeling, simulations
- Conclusions









Output Impedance vs. Gain-Phase



Vin = 3.3V, Vout = 1.8V, 2A max rated current



UBM Electronics





Output Impedance vs. Time Domain



Vin = 3.3V, Vout = 1.8V, 6A max rated current





-75

1.E+7

Vin = 3.3V, Vout = 1.8V, 4A max rated current

-100

1.E-3

1.E+2

Phase

1.E+6

Peak increases with load current

1.E+5

Magnitude

1.E+4

Frequency [Hz]

1.E+3

1.E-3

1.E+2

Phase

1.E+6

1.E+5

Magnitude

1.E+4

Frequency [Hz]

1.E+3

-75

-100

1.E+7

UBM Electronics





Impedance Model of Source/Input



Critical negative load
resistance:
$$R_3 = -\frac{R_1 R_2 C + L}{C(R_1 + R_2)}$$

$$r_{in} = \frac{\Delta V}{\Delta I_{in}} = \frac{\Delta V}{\frac{V_{out} I_{load}}{\eta (V_{in} + \Delta V)} - \frac{V_{out} I_{load}}{\eta V_{in}}} = -\eta \frac{V_{in}^2}{V_{out} I_{load}} = -R_{DC}$$

UBM Electronics







- In Multi-phase systems, each phase must share current.
- Current share eases design requirements on each phase
- Current share is both a static and dynamic requirement.





- In a multi-phase system, each phase can be represented by its Thevenin equivalent
- This allows the system to be simplified into the parallel combination of source impedances, Z_i.

$$\frac{1}{Z_{S}} = \frac{1}{Z_{1}} + \frac{1}{Z_{2}} + \dots + \frac{1}{Z_{N}} = \frac{N}{Z_{i}}$$





 The power system and load share a common voltage (across the load). At medium frequencies the impedance of the passive output network scales with the number of phases.

Or
$$Z_{s} = \frac{Z_{i}}{N}$$

 $N \cdot Z_{s} = Z_{i}$





• So what does this mean?

$$N \cdot Z_S = Z_i$$

 ... the dynamics of a multiphase system can be scaled to the dynamics of a single phase system with load impedance, Z_L, scaled by the number of phases!





Supplies OFF Output Impedance





Supplies OFF – Main Points

- For low frequencies, OFF impedance scales with number of supplies added
- As frequency increases, series parasitic inductance between supplies isolates supplies, so parallel supplies have diminishing effect.
- What happens when the supplies are turned on?







Supplies ON, 15A Load





Supplies ON – Main Points

- At low frequencies the high DC loop gain establishes very low impedance, which gets masked out by residual connection resistance - no difference in single, two or three phase plots.
- As frequency increases, loop gain decreases, and impedance distributes according to passive impedance of each phase.
- At high frequencies, parastics dominate.





- What about the time domain?
- Switching of paralleled converters are typically phase shifted by 360°/N, where N is the number of supplies
- Do we see similar scaling in output voltage ripple?







WHERE CHIPHEADS CONNECT



 Elle
 Edit
 Yertical
 Higiz/Acq
 Trig
 Display
 Cursors
 Meagure
 Masks
 Math
 MyScope
 Utilities
 Help

 Tek
 Stopped
 50 Acqs
 04 Jan 12 21 44/02
 Cursors
 Ch4 Offset
 0.0V

 Ch4
 Offset
 0.0V
 Ch4 Scale
 0.0V
 0.0V

 Ch4
 Stopped
 Stopped
 Stopped
 FreqUC21
 Stopped
 0.0V

 Ch4
 Stopped
 Stopped
 Stopped
 Stopped
 Stopped
 0.0V

 Ch4
 Stopped
 Stopped
 Stopped
 Stopped
 Stopped
 Stopped
 0.0V

 Ch4
 Stopped
 <td

Vout Ripple Scaling

 Dominate contribution of Vout ripple is inductor ripple current multiplied across output capacitor ESR.

$$V_{out_ripple} = I_{L_{Pk-pk}} \bullet ESR_{C_{out}}$$

- By phase shifting the switching by 360°/N, effective switching frequency increases, resulting in a decrease in Vout ripple.
- What if phase shifting is disabled?

Why multiphase?

- When properly designed, current is divided between phases – makes design of 30A+ buck converters realizable and cost effective.
 - Distributes the thermal loading
 - Small, cost effective inductors
- Output impedance scales with number of phases added.
- When phases are phase shifted, Vout ripple scales with number of phases.

Electronics

Digital Control

- Digital Control is rising in popularity
- Many different techniques, but same basic result – produce PWM pulse using digital techniques.
- Analog control uses analog filters in control loop; Digital control uses digital filters, which combine current and historical gained values.

Advantages to Digital Power

- Programmability/Configurability
 - Software and Hardware
 - More sophisticated algorithms
 - Control
 - Monitoring
- Components
 - Storage
 - Math operations
- Numerical Stability (e.g. drift)
 - Calibration
- Silicon Processes
- Resistance to noise

Reduced component count Higher Density Lower (system) cost Better reuse Faster time to market

~~~ Analog PWM Ramp Controller Generator M V_{REF} – Com Erro An SCL SCL Ŧ **Digital PWM** Power Controller Controller Management Interface Digital VREF DSP DPWM ADC οv_{out} ₹ √ UVLO SYNC SALRT SS SDA SCL п Digital-DC™ Controller VTRK-Serial Power Management Interface MGN -E Multi Digital V0-Σ level DPWM -oV_{OUT} DAC Driv PID Filter V1· Б comp FC01 FC11

Analog

- Well understood
- External control and compensation components
- "Textbook" Digital
 - DSP brute force=\$

Power Optimized Digital

- Efficient compensation
- Strap configurable

WHERE CHIPHEADS CONNECT

Digital PID Filter

- A, B and C are gain coefficients for various "taps".
- First term in denominator is due to delays in signal path
- T is the switching frequency of the PWM

Digital PID Filter

- Digital PID compensator has two Zeros, a pole at zero and a pole at infinity.
- Two zeros can be either real or a complex conjugate pair.
- Not limited to just real zeros like in a Type III analog compensator!

Other Advantages...

- Compensation values are stored in digital registers

 no need for solder iron to change compensation!
- Automatic compensation algorithms controller can automatically characterize and compensate plant.
- Non-linear control algorithms can easily be implemented.

What is Non-linear Control?

- Fast control loop which by-passes normal, slower, PID control loop.
- Many ways to implement one example is a threshold based approach.
- Net effect is to increases effective control loop bandwidth.





Neat, but does it show up in output impedance measurements?









- No, not in small signal output impedance measurements.
- Excitation signal is not large enough to excite NLR response.
- What about time domain?







33% Reduction in output deviation with NLR!





Outline (continued):

- III. Output impedance of DC-DC converters
 - How source impedance influences output impedance
 - Multiple Converters in Parallel
 - Observations and Assumptions
 - Digital Control
- IV. Measurements, Modeling, Simulations
 - Measurements
 - Modeling, simulations
- Conclusions





Gain-Phase Measurement



79

E5061B with option 3L5



Gain-Phase Results (1)







UBM Electronics



Gain-Phase Results (2)







Measuring Low Impedances The Problems



Problems with one-port impedance measurements:

- Discontinuity is in series to the unknown low impedance
- Reflection reading is not accurate for large reflections





Measuring Low Impedances The Solution



Benefits of two-port impedance measurements:

- Discontinuity is in series to the 50-Ohm VNA impedance
- Small DUT voltage is measured by a separate input (Kelvin connection).





Measuring Full Systems (1)





Ferrite isolation with grounded ports

DC power splitter with floating-ground inputs







Large-Signal Z_{out} Measurement



UBM Electronics



Load Transient Measurement











Multi-Purpose Test Setup





Impedance **Measurement** Setup







Small-Signal vs. Large-Signal Output Impedance





Output Impedance from Step Response



- The noise transfer function is v_{out}/i_{load}
- The Fourier Transform of the transfer function is the Impulse Response
- The Step Response is the integral of the Impulse Response







Step Response





Z_{out} from Step Response



- Blue trace: small-signal Z_{out}
- Red trace: Z_{out} from Step Response





Conclusions

For linearized behavior

- Dynamic converter parameters can be based on the Gain-Phase function
- Output impedance is a good measure for dynamic response
- Output impedance can be measured or simulated by
- Swept-sine small signal
- Swept-sine large signal
- Derivative of the Fourier Transform of the Step Response
- Source impedance can greatly influence output impedance
- Output impedance can go above OFF impedance (peaking) for several decades beyond the crossover frequency

94

Electronics



Conclusions (continued)

- Paralleled converter outputs will
 - Reduce output impedance proportional to the number of phases
 - Not change crossover frequency
- Nonlinear control can reduce the magnitude of instantaneous transient response
- Gain-Phase and output impedance measurements can be achieved with a unified setup



DESIGNEON 2012

56KON

мкФ

WHERE CHIPHEADS CONNECT

Part II: Power Filter Network and its Effect on DC-DC Converters

Kendrick Barry Williams, Oracle-America Inc. Istvan Novak, Oracle-America Inc. Brandon Howell, Intersil Corporation Chris Young, Intersil Corporation





Part II: Power Filter Network and its Effect on DC-DC Converters

- I. Introduction and Background Information
 - **DC Converters Introduction**
 - Power Filter Introduction
 - DC Converter Specifications
 - Filter Specifications

мкФ

- The DC Converter Application
- Cross-Over Frequency



UESENDON 2012

tline (continued)

- **Power Filter Application**
- Filter input impedance, converter looking toward the load
- Filter input impedance, the load looking toward the converter
- Filter Inductor

• II. Actual Circuit Used and Measurements

WHERE CHIPHEADS CONNECT

- Added Bulk Capacitors Removed
- Summary

56KO





Part II: Power Filter Network and its Effect on DC-DC Converters

- I. Introduction and Background Information
 - **DC Converters Introduction**
 - Power Filter Introduction
 - DC Converter Specifications
 - Filter Specifications

56KO

мкФ

- The DC Converter Application
- Cross-Over Frequency



<u>USENEON</u> 2012

56K0

MKO

WHERE CHIPHEADS CONNECT

Why Do We Need More Filtering?

I/O frequencies are increasing beyond 10Gb/s

 Sensitive circuits need reduced noise levels – less than 5 mV Pk – Pk

• Chips with PLL circuits operating at frequencies of 1 MHz and above











Resistive value decreases with increasing current

Inductance decreases with increasing current

Not all ferrite beads are created equally!





WHERE CHIPHEADS CONNECT





Ferrite Bead, 30 Ω **Red, DC Current = 0.0 A** Blue, DC Current = 1.8 A

The effects of DC bias is dependent on the materials used in the manufacturing of the product

MK

Not all suppliers provide DC Bias **Information!!**







ower Supplies – Where is the Industry going?

Integrated Power Solutions

FETs and Inductor integrated with controller
Compensation loops integrated with the package
User adds voltage divider to set output voltage

Digital Control Systems

мкФ

• PID Controllers offer a means to alter the behavior through firmware instead of added components.








The converter vendor does provide information about:

1 S.H. 501 2012

82 56K0M

мкФ

WHERE CHIPHEADS CONNECT

The converter vendor does not provide information about:

Input Voltage Range Output Voltage Range Output Current Switching Frequency Line and Load Regulation Set Point Accuracy

66

Type of Controller: Voltage Mode Current Mode Bandwidth of Loop Compensation Cross – Over Frequency Output Inductor & DCR



1 SAN HON 2012

Filter Requirements, What are they?

Vendors in general don't provide information on what the max noise voltage that can be tolerated, nor the frequency range needed

C4

WC 6

R2 56к0<u>м</u>

MKS





Filter Requirements – General Rule of Thumb

Remember!!!!

82 56K0M

CA

1 S. H. HO 2012

WHERE CHIPHEADS CONNECT

General Rules of Thumb make certain assumptions that may or may not be true!

Assumptions

Assumed Filter Requirements

- 1. Nominal Noise Voltage of 1mV
- 2. Attenuation -20dB/decade
- 3. Corner Frequency 100 KHz And 100 MHz





DC Converter ____ Target Impedance

WHERE CHIPHEADS CONNECT

ESIEN 50 2012

Example

C 2

R2 56к0<u>м</u>

Vout = 1.800 V Iout = 4.000 A Set Point Accuracy = 18 mV Max deviation = 90 mV (5%) Inductor Ripple Current = 1.200 A





Allowances

90 mV – 18 mV = 72 mV Ripple Voltage = 37.5% or 27 mV



DC Converter Loop Cross – Over Frequency Problem

Issues:

пФ

R2 56к0<u>м</u>

An integrated regulator. No information about the internal inductor. No information on the type of controller. No information about the loop compensation

1 S. H. H. 2012

9 10 11



Solutions:

Ask the vendor or.... Assume both Voltage Mode and Current Mode Controller



WHERE CHIPHEADS CONNECT **R2** 56к0<u>м</u> **Estimating** The Cross – Over Frequency For a Current Mode Controller **Estimated Error Amplifier Gain Estimated Corner Frequencies** 0 dB @ 1 MHz $F_{c1} = 1 / (\omega R_{load} C_{bulk})$ + 120 dB @ 1 Hz. $F_{c2} = 1 / (\omega R_{ESR} C_{bulk})$ мкΦ Error Amp Gain (dB) 100 Estimated Gain Needed 80 60 40 Gain Needed ~ $10^{((120-G)/20)}$ 20

0 -20 -40

Where $G = 20Log(V_{out}/V_{ripple})$

1.0E+02 1.0E+03 1.0E+04 1.0E+05 1.0E+06 1.0E+07 1.0E+08

Frequency



Power Filter Application – What is it that we need to Accomplish?

- Just as in Signal Integrity work, we need to match the load to the source.
- We also must match the source to the load.

1 SAN 50 2012

• We need to have sufficient attenuation to meet the requirement of the

target device, without gain.

82 56K0M

мкФ

• We shall not cause instability of the regulator with the additional filter.











121

Electronics



II. Actual Circuit Used and Measurements

- Added Bulk Capacitors Removed
- Summary



R12

I SAN HON 2012

56KOM

мкФ

C4

DESIGN EXAMPLE -- 1

Design Requirements #1:

UBM Electronics

DESIGN EXAMPLE -- 2

Design Requirements # 2:

WHERE CHIPHEADS CONNECT

C2

56K

C 5

мкΦ

C/

UBM Electronics

R12

DESIGN EXAMPLE -- 3

Regulator Specifications:

1 SA 60 2012

R2 56к0м

мкФ

C4

- 1. Switching Frequency..... 1 MHz
- 2. Controller Type Current Mode (Asked Vendor)
- 3. Set Voltage 1.800 V
- 4.0 A
- 5. Minimum Bulk Capacitance ... 22 µF







WHERE CHIPHEADS CONNECT **R2** 56к0<u>м</u> **Filter Design** 9 10 1. C4 **Looking From Converter to Load** R4470 Attenuation Needed is base on -20 dB/decade мкФ Ripple Voltage = 27 mV,(Maximum Noise Voltage)(0.5)/Ripple Voltage = -34.6 dBSpecified attenuation to occur at 1 MHZ; therefore, Corner Frequency = $(1 \text{ MHz})(10^{(\text{Attenuation/20})}) = 13 \text{ KHz}$ Initial value of Inductance = Target $Z/(\omega F_{corner}) = 274 \text{ nH}$ Initial value of Capacitance = Inductance/(Target Z)² = 540 μ F URN

Electronics

Filter Design Continued

Our survey indicated a need for small parts.

1 SH 50 2012

56KOM

With an inductance value of 274 nH in a ferrite bead rated for our maximum current of 4 Amps is tough to get.

Lowered the value of inductance to 120 nH which is readily available and is small, 0603 package.

In lowering the inductance, the capacitance needs to be valuated, the new value based on the Z_o of the filter suggests a value of 270 μ F, 220 μ F has been selected, a poly Tantalum, ESR = 25 m Ω .

To extend the bandwidth, (2) 22 μ F ceramic capacitors were added.





Filter Design Continued

From The Load Side, Looking Toward The Regulator

*

C4

56KOM

MKO

The requirement is that the load should see the PDN at the regulator, this value is 22.5 m Ω . We chose a 25 m Ω poly tantalum capacitor which is sufficient in terms of the ESR of the capacitor.

However, the tantalum capacitor turns inductive at about 1 MHz, it needs to be countered with ceramic capacitors that will extend the attenuation bandwidth towards 10 MHz.





















Attenuation Measurements

Case # 1, 0 Ampere Load

Filter appears to have a slight lift, and the corner frequency is about 30 KHz, somewhat higher than simulation results.

9 10 11

ESH HO 2012

мкΦ

C.5

C 2

R2 56к0<u>м</u>

R4

41

VCG



Case # 1, 4 Ampere Load

Filter Inductance appears to have dropped by a factor of about 4, shows that the ferrite bead is affected by DC bias current.





<u>DESIGNEON</u> 2012

56KOM

MKO

WHERE CHIPHEADS CONNECT



Moving The Converter Sense Lines

All the measurements made thus far, have the sense lines connected at the filter.

What if we move the sense lines to a point after the filter components, would we see any difference in performance?














Ch1 1.00mVΩ[®]

Function

H Bars

Mode *Indep*

Ch1 1.00mVΩ%

Function

H Bars

Mode Indep M 2.50µs Ch1 J

Amplitude

Units

Base

Time

Units seconds 200µV

Electronics

60µV

149

M 1.25µs Ch1 J

Amplitude Units

Base

Time Units second:



Change to Case #2, where the Bulk Capacitor is 22 μ F. A comparison of the location of the sense lines, before and after the filter.

What are differences in Output Impedances with the change in the sense line location?

Is there any differences in Attenuation?

Is there any differences in the measured ripple voltages?

















WHERE CHIPHEADS CONNECT

I ESTAN HON

56KOM

мкФ

Summary of the Design Challenge

 Using a Current Mode Controller, without knowledge of any information about the compensation loop, we designed a power filter network that required a 1 mV noise level at 1 MHz.

The resulting design using a target impedance that is basically flat;

- The corner frequency of the filter occurs approximately where the simulation indicated
- The resulting attenuation of the ripple noise was below the maximum assumed level required of 1 mV. Typical results show $500 800 \,\mu V$ of noise voltage.

• The DC converter showed no ill effect from having a power filter attached, it appears to be stable, indicating:

- Matching the source to the load was accomplished
- Matching the load to the source was also accomplished



158

DESIGN 2012

SGKON

Summary Continued – Surprises!

- Observation of the effects of a ferrite bead used to it maximum rated value of current indicates that the bead saturates, reducing its inductance and series resistance significantly.
- Use of a ferrite bead may cause the attenuation requirements not to be met even with a flat output impedance.
 - Use of a target impedance that is constructed by using the concept of a Big "V", with minimal amount of capacitance can be a significant problem.
 - It may cause instability of the DC converter.
 - Attenuation requirements may not be met.

WHERE CHIPHEADS CONNECT

• Sense lines for the DC converter should be located before the filter to avoid instability issues for the DC converter.





VESEN HON 20

56KON

MKO

Other Observations

In the design of the power filter, the corner frequency should be higher in frequency than the cross – over frequency of the compensation loop.
There will be no interference between the 2 systems, the compensation loop does not necessarily maintain the output impedance beyond the point where the gain goes below 0 dB.
Using a corner frequency inside the compensation loop control may alter the phase and should it fall so that there is no phase margin, may cause instability issues for the DC converter.
Placing the sense lines of the converter before the filter helps to avoid the issue of interference between the 2 systems.



160



THANK YOU!

ANY QUESTIONS?

