DesignCon 2012

Panel discussion: What is New in DC-DC Converters?

Panelists:

V. Joseph Thottuvelil Chris Young Steve Weir Istvan Novak* GE Energy Intersil Zilker Labs IPBLOX Oracle

* panel organizer and moderator

Abstract:

The panelists plan to cover and discuss topics including but not necessarily limited to: trends, current state of the art in power density, selection criteria among packaging options (open frame, embedded, modules, semi-modules), state of the art and forecast of efficiency, power density, switching frequency, loop bandwidth, output noise, the signature and bandwidth of output periodic and random noise, set-point accuracy, trends of number of phases, new features of digital telemetry, interaction of DC-DC converter performance with the power distribution environment, and last but not least, new options and features of design tools for users.

Panelist biographies:

Joseph Thottuvelil is the Director, Applications Engineering & Technical Marketing at GE Energy Power Electronics. He has over thirty years of experience in power electronics, in areas such as modeling and simulation of converters and power systems, development of control algorithms for DC battery plant applications and transient response improvement in dc-dc converters. He holds 28 US Patents and has published many papers and technical articles.

Chris Young is a Senior Manager of Digital Power Technology at Intersil responsible for leading digital power development within Intersil. Chris was the Chief Technical Officer of Zilker Labs which was acquired by Intersil in 2008. Prior to Zilker Labs, he was one of the founders and vice president of technology at ColdWatt, Inc. Prior to that, he held technical and engineering management positions at leading companies including Dell, Astec Power, Lucent/Bell Labs and Unison Industries. He has authored numerous publications and patents in the areas of pulsed power, power control and conversion, and stability analysis. Chris holds a Bachelor's degree in Physics from the University of Texas and a Master's degree in Electrical Engineering from Texas Tech University.

Steve Weir, CTO IPBlox, LLC Steve is an independent consultant with over 20 years industry experience and a broad range of expertise. Steve holds numerous patents, has authored more than a dozen papers on power integrity, and contributes regularly to the SI-List signal integrity reflector. Recent papers and presentations: PDN Application of Ferrite Beads, DesignCon 2011, 11-TA3 Winner best paper. Clock and Power for Low Jitter HSSI, 8/09, FPGA Camp Sunnyvale. PCB Power Delivery Optimizations for the Cost Driven Era, 2/09, DesignCon 2009. GSM Buzz of Death Causes and Remedial Measures, 1/09, SVCEMC

Istvan Novak is a Senior Principle Engineer at Oracle, Inc. Besides signal integrity design of high-speed serial and parallel buses, he is engaged in the design and characterization of powerdistribution networks and packages for Sun servers. He creates simulation models, and develops measurement techniques for power distribution. Istvan has twenty plus years of experience with high-speed digital, RF and analog circuits, and system design. He is a Fellow of IEEE for his contributions to the fields of signal-integrity, RF measurements, and simulation methodologies.







 Pre-Tuning (e.g. Tunable Loop) or Auto-tuning change the loop to match the added external capacitance





Board Designers Still Need to:

- · Be able to predict transient response to make sure it is less than target
- Need to
 - Know the worst-case transient (load current) deviation
 - Maximum allowed supply voltage deviation
 - Be able to simulate transient response using accurate models for POLs and capacitors
- Digital Control Loops
 - Offer auto-tuning that help simplify the stability problem but transient deviation problem remains
 - Nonlinear control helps with improved (faster, smaller deviation) transient response but still need to be able to predict response
 - · Generally more expensive and harder to use/optimize





Other POL Design Considerations

- Size smaller means more PWB area available for payload circuits
- Thermal Derating better derating implies more robust design with better reliability
- Ease of use generally modules offer easier design-in with fewer external parts and less work by the board designer
- Efficiency getting more attention these days because of energy efficiency concerns POLs efficiency has a significant multiplicative effect because they are downstream in the power processing chain
- Risk modules offer lower design risk because more of the design is done
- And of course cost!









Negative Trends Since 2007

• Price pressures continue – it is the nature of a free market system (commoditization)

- 2002 DSP Solutions = \$ 5
- 2007 State Machine Solutions = \$ 2
- 2011 Digital Wrapper Solutions < \$ 1
- Cost of Support has increased
 - Fewer power supply engineers
 - Stiffer competition
 - Faster time to market

























UBM

What Happened Since Then

- The good news:
 - More simulation models and design help are available
- The bad news:
 - Several concerns are still unresolved. New concerns emerged





• DC and AC bias sensitivity of MLCC capacitors









