Welcome to **DESIGNCON® 2023** WHERE THE CHIP MEETS THE BOARD

Conference

January 31 – February 2, 2023

Santa Clara Convention Center

Expo

February 1 – 2, 2023







3D Connection Artifacts in PDN Measurements

Ethan Koether, Amazon Project Kuiper

Kristoffer Skytte (Cadence), John Phillips (Cadence), Shirin Farrahi (Cadence), Abe Hartman (Oracle), Sammy Hindi (Ampere Computing Inc.), Mario Rotigni (STMicroelectronics), Gustavo Blando (Samtec), Istvan Novak (Samtec)









Ethan Koether

Sr. Signal Integrity and Power Integrity Engineer, Amazon Project Kuiper koether@amazon.com

Ethan Koether earned his master's degree in Electrical Engineering and Computer Science in 2014 from the Massachusetts Institute of Technology. He is a Sr. SIPI engineer with Amazon's Project Kuiper where he has been for the past 1.5 years. Prior, Ethan worked at Oracle Corporation for 7 years. His interests are in commercial power solutions and power distribution network design, measurement, and analysis.



Kristoffer Skytte

Application Engineer Architect, Cadence kskytte@cadence.com

Kristoffer Skytte is Application Engineer Architect at Cadence focusing on chip, package, board and full system analysis. He is helping companies in Europe apply simulation tools to solve some of their toughest SI, PI and EMC related challenges in their design process. One of his interest is system level immunity/emissions and how these affect overall system performance. Kristoffer has a M.Sc.EE. degree from the Technical University of Denmark.





JAN. 31 - FEB. 2, 2023





John Phillips

Principal Applications Engineer, Cadence phillips@cadence.com

John Phillips is a principal application engineer with Cadence Design Systems. Prior to joining Cadence John worked at many different companies covering such diverse marketplaces as high end compute platforms and mil-aero. During his career he acquired a broad knowledge of SI, PI and EMC at chip, board and system level. John holds an MSc. Degree form Bolton University, UK. His current interests are SI/PI co-simulation and modelling for both serial and parallel interfaces.



Shirin Farrahi

Senior Principal Software Engineer, Cadence shirinf@cadence.com

Shirin Farrahi is a Senior Principal Software Engineer at Cadence working on SI and PI tools for automated PCB design. Prior to joining Cadence, she spent four years as a Hardware Engineer in the SPARC Microelectronics group at Oracle. She received her Ph.D. in Electrical Engineering from the Massachusetts Institute of Technology.





JAN. 31 - FEB. 2, 2023





Abe Hartman

Principal Hardware Engineer, Oracle Corporation abe.hartman@oracle.com

Joseph 'Abe' Hartman is a Principal Hardware Engineer focusing on system signal and power integrity at Oracle. Abe has worked as a signal integrity engineer at Amphenol TCS, Juniper Networks, and Enterasys. Abe also worked at General Motors. Abe holds a MS in Electrical Engineering from the University of Massachusetts-Lowell, a MS in Engineering Science from Rensselaer Polytechnic Institute, a BS in Mechanical Engineering and a BS in Electrical Engineering from Kettering University in Flint, MI.



Sammy Hindi

JAN. 31 - FEB. 2, 2023

Senior Principal Engineer, Ampere Computing Inc. sammy@amperecomputing.com

Sammy Hindi is a Senior Principal Engineer at Ampere Computing. He has over 30 years of engineering experience, focusing on high-speed design, SerDes, Interconnect, Packaging, and forward error correction codes. Besides engineering, he enjoys reading in astrophysics and mathematics. He also enjoys biking, photography, and family life.









Mario Rotigni

SoC EMC Manager, STMicroelectronics

mario.rotigni@st.com

Mario Rotigni was born in Bergamo, Italy, in 1958 and received a diploma in Electrical Engineering in 1977. He was with the R&D Department of Magrini Galileo for 12 years working on design of process instrumentation operating in very hostile electromagnetic environments. After designing an Automatic Test Equipment for microcontrollers he joined STMicroelectronics, holding various position in the Engineering, Design, R&D in the Automotive Product Group. He is currently in charge of the EMC of Microcontroller and System on Chip for the automotive applications. He has co-authored 21 papers about EMC of Integrated Circuits for various Conferences.



Gustavo Blando

JAN. 31 - FEB. 2, 2023

Senior Principal SI Architect, Samtec gustavo.blando@samtec.com

Gustavo Blando is a Senior Principal SI Architect at Samtec Inc. In addition to his leadership roles, he's charged with the development of new SI/PI methodologies, high speed characterization, tools and modeling. Gustavo has twenty-five years of practical experience in Signal Integrity, high speed circuits design and has participated in numerous conference publications

#DesignCon





informa markets



Istvan Novak

Principal Signal and Power Integrity Engineer, Samtec istvan.novak@samtec.com

Istvan Novak is a Principal Signal and Power Integrity Engineer at Samtec, working on advanced signal and power integrity designs. Prior to 2018 he was a Distinguished Engineer at SUN Microsystems, later Oracle. He worked on new technology development, advanced power distribution, and signal integrity design and validation methodologies for SUN's successful workgroup server families. He introduced the industry's first 25 µm power-ground laminates for large rigid computer boards and worked with component vendors to create a series of low inductance and controlled-ESR bypass capacitors. He also served as SUN's representative on the Copper Cable and Connector Workgroup of InfiniBand, and was engaged in the methodologies, designs and characterization of power-distribution networks from silicon to DC-DC converters. He is a Life Fellow of the IEEE with twenty-nine patents to his name, author of two books on power integrity, teaches signal and power integrity courses, and maintains a popular SI/PI website. Istvan was named Engineer of the Year at DesignCon 2020.







- 3D PDN Measurement Artifacts
- PDN Measurement Background
- PDN Simulation Background
- Measurement Setup
- **Copper Sheet Investigation**
- **Customer Board Investigation**
- **Test Board Investigation**
- Conclusion









- 3D PDN Measurement Artifacts
- PDN Measurement Background
- PDN Simulation Background
- Measurement Setup
- **Copper Sheet Investigation**
- **Customer Board Investigation**
- Test Board Investigation
- Conclusion









3D PDN Measurement Artifacts

- PDN measurements require probing of DUT
- No techniques for avoiding 3D PDN measurement artifacts in electrically dense regions (BGA, pin-field, mechanical constraints, etc.)
- Calibration does not remove via-trace coupling from DUT landing geometry
- De-embedding these artifacts in postprocessing requires S11 and S22 data which are notoriously unreliable in PDN measurements
- Hybrid field solvers approximate local details (e.g. vias, traces, antipads)
- These parasitic measurement coupling effects must be investigated and understood for proper removal from measurement data











JAN. 31 - FEB. 2, 2023

#DesignCon

10

informa markets

- 3D PDN Measurement Artifacts
- PDN Measurement Background
- PDN Simulation Background
- Measurement Setup
- Copper Sheet Investigation
- Customer Board Investigation
- Test Board Investigation
- Conclusion









Transmission measurements have greater dynamic range than reflection

PDN Measurement Background

measurements

Two Port Shunt-Thru Measurement

- Probe series parasitics are suppressed with this strategy
- Z21 can be extracted from S21 measurement with approximation
- More complete description of DUT can be obtained with [S] >> [Z] transform having T-network configuration
 - Requires S11 and S22 measurements which will be inaccurate
 - Enables removal of series parasitics
 - Does not remove mutual coupling within PCB launch area





Consider full impedance matrix in T-network configuration



Approximate S21-to-Z21 Transform

 Z_{DUT}

 L_{2a} R_{2a}

 L_{2b} R_{2b}

50Ω

DESIGNCON® 2023 WHERE THE CHIP MEETS THE BOARD



JAN. 31 - FEB. 2, 2023

#DesignCon

PDN Measurement Coupling

- Probe landing geometry has coupling factor, *k*:
 - Power/GND via pair inductive loop, LP
 - Plane inductance between via launches, LG
- ZC will include term from via coupling
 - Coupling term will grow with frequency and can mask DUT impedance
 - Minimize term by reducing PWR/GND probe tip distance, reducing LP
 - Minimize term by putting probe1 and probe2 close together, reducing LG
 - Maximizes contribution from coupling between probes, themselves
 - LP and LG are not easy to isolate
- Two port shunt through measurement good at removing series parasitics
 - Consider probe landing via pads and vias as extension of DUT that can be de-embedded to port centered between them
 - Post-processing step after standard two port shunt thru measurement to remove launch parasitics and isolate Z_{DUT}



$$Z_{DUT} \sim 25 \cdot \frac{S_{21}}{1 - S_{21}} - j\omega k \sqrt{L_p (L_p + L_g)}$$

#DesignCon





13 🔘

- 3D PDN Measurement Artifacts
- PDN Measurement Background
- PDN Simulation Background
- Measurement Setup
- Copper Sheet Investigation
- Customer Board Investigation
- Test Board Investigation
- Conclusion









PDN Simulation Background

- Electrical parameters defining DUT need to be captured in simulation setup (e.g. stackup dimensions, plating thicknesses, dielectric constant, conductivity, etc.)
- Hybrid EM solvers commonly used for PDN simulations
 - Decompose the DUT into plane modes, transmission line modes, and localized discontinuity models (e.g. vias and padstacks)
- Study of detailed localized behaviors may require 3D EM extraction
 - Be careful about assumptions in full wave solver for low frequency, low frequency stability settings and volumetric conductor mesh can be used
 - Quasi-static solver may be more appropriate for PDN studies
 - Careful studies of meshing and convergence should be completed when investigating these low impedances
- Low frequency characterization challenging
 - Full bulk current conduction mode when conductor thickness < $2x \delta$
 - \sqrt{f} current flow scaling when conductor thickness > 5x δ

 $\delta = \sqrt{rac{2
ho}{\omega\mu}}.$



(35um ~1oz copper)

The bulk conduction region is over a 75MHz wide band (14MHz – 89MHz) and is typically where low PDN impedance is designed.





JAN. 31 - FEB. 2, 2023

#DesignCon

- 3D PDN Measurement Artifacts
- PDN Measurement Background
- PDN Simulation Background
- Measurement Setup
- Copper Sheet Investigation
- Customer Board Investigation
- Test Board Investigation
- Conclusion









Measurement Setup

- PDN impedance measurements commonly completed with VNAs using two port shunt thru configuration
- Common mode choke used in path of port 2:
 - Ferromagnetic materials sensitive to AC bias and Port 2 sees little AC bias in S21 measurement
- Emphasized aligning probes robustly as coupling sensitive to small changes in measurement geometry
- Probes with three different tip configurations investigated as loop area directly impacts coupling
- Probe spacing and landing angle measured precisely
- 45 degree landing angle used due to probe protection sleeve and optical vision system in use
- Preliminary measurements taken to validate setup



(Left) Deflection of light shows probe touchdown. (Right) Mylar sheet supplied with probes confirm alignment.



Three different probe types were investigated.



(Left) probe landing spacing measured. (Right) 45 degree probe landing angle used.





JAN. 31 - FEB. 2, 2023



- 3D PDN Measurement Artifacts
- PDN Measurement Background
- PDN Simulation Background
- Measurement Setup
- Copper Sheet Investigation
- Customer Board Investigation
- Test Board Investigation
- Conclusion









Copper Sheet Investigation

- Simulations include both probes on top-side of 5mm x 5mm 1oz copper sheet with 1mm pitch
- Probe models parameterized
- Probe models constructed of Beryllium with 2.5e7 S/m (43% of copper's conductivity)
- Quasi-static solver
 - Probes 1 and 2 each had a source on center probe tip and GND ring while sink included on opposite side of copper sheet
 - Surface roughness not modeled
- Full-wave 3D field solver
- Impedance measurement and simulation consistent across six probe landing permutations suggesting T-network transform being performed correctly
- Correlation between impedance measurements, quasi-static 3D solver, and full-wave 3D field solver show good agreement in inductance but mismatch in lower frequency, resistive region



(Left) probe configuration setup and (Right) Impedance measurements and full-wave 3D field solver results across six permutations of 1mm probe configurations landed on the copper sheet.



Impedance measurements, quasi-static 3D solver results, and full-wave 3D field solver results for "straight" probe orientation and "flipped" probe orientation.

#DesignCon





JAN. 31 – FEB. 2, 2023

- 3D PDN Measurement Artifacts
- PDN Measurement Background
- PDN Simulation Background
- Measurement Setup
- Copper Sheet Investigation
- Customer Board Investigation
- Test Board Investigation
- Conclusion









Customer Board Investigation

- 12 Layer customer board for a high speed chip with 1mm pitch BGA field
- Probes are flipped and offset
- ECAL and wafer probe cal measurements without isolation lie on top of one another
- Wafer probe coupling with isolation shows higher inductance because probe tip coupling is removed
 - Flipped probe coupling reduces effective inductance
- Hybrid solver predicts inductance between wafer cal measurement results with isolation and without isolation







JAN. 31 - FEB. 2, 2023

#DesignCon

21

informa markets

- 3D PDN Measurement Artifacts
- PDN Measurement Background
- PDN Simulation Background
- Measurement Setup
- Copper Sheet Investigation
- Customer Board Investigation
- Test Board Investigation
- Conclusion





#DesignCon

- Test board having 20 layers, 5 PWR-GND cavities
- Blind via arrays cut away from rest of board (J0401)
- Via array has alternating checkered board PWR-GND pattern
- Entire area of J0400 shorted for corresponding measurements



Port landing configuration on via array with port location to which we deembed DUT denoted in blue.



Test Board top-side view.



Blind via array under test.



Test board stackup cross section.





JAN. 31 - FEB. 2, 2023

#DesignCon

- 3D FEM solver setup with ports at connector models mimicking ECAL setup with third port at center region
- 3D FEM solver setup with lumped ports at landing pads mimicking wafer probe substrate calibration with third port at center region
- Hybrid EM solver setup with ports at landing pads mimicking wafer probe substrate calibration with third port at center region
- Reasonable agreement between simulated and measured resistance and inductance
- Resistance varies as a function of extraction method and port location













JAN. 31 – FEB. 2, 2023

#DesignCon

24

(informa markets

- Inductance extraction from measurement not discernable at frequencies below 1MHz
- Results from the different EM simulators agree well with greatest variation in inductive region
- 3D FEM model with full 3D probe models expect to best capture physical behavior because coupling captured is physical
- Placing lumped ports in the pads may result in coupling between ports due to their physical closeness















JAN. 31 - FEB. 2, 2023

#DesignCon

- Buried ports show slightly higher inductance than external ports
- Buried port shows higher resistance compared to external ports
- For both ECAL and wafer cal, measurement and simulation results show good correlation up to 10MHz
 - Best correlation between measurements and 3DFEM simulation results with lumped ports placed directly on pads
- ZC from ECAL and wafer cal measurement setups show good agreement implying coupling from probe-toprobe or probe-to-substrate does not influence the results significantly
 - Expected to get worse in higher frequency range, when probing through vias buried deep in the stackup, or when probing in tighter pitch BGAs
- Next steps include continuing this investigation into higher frequencies
- Next steps include investigating improvements to measurement and simulation setup for better agreement
- Next steps include investigating de-embedding of measurement artifacts











JAN. 31 - FEB. 2, 2023

#DesignCon



- 3D PDN Measurement Artifacts
- PDN Measurement Background
- PDN Simulation Background
- Measurement Setup
- Copper Sheet Investigation
- Customer Board Investigation
- Test Board Investigation
- Conclusion







Conclusion

- Traditional VNA calibration does not remove the effects of coupling between the DUT via-trace structures while measuring PDN impedance with probes in close proximity.
 - This coupling can mask a low DUT impedance in measurement if not de-embedded
- Simulation engine selection needs to be considered carefully for good measurement correlation
- The isolation calibration step of the typical VNA calibration flow does not provide complete removal of the coupling effect.
- Probe spacing, offset, orientation and landing angle all heavily influence probe-tip coupling and therefore are all important parameters to be kept the same during calibration and measurements.
- · With the geometries we examined, we achieved good correlation between impedance simulation and measurement
- Next steps include:
 - Investigating measurement and simulation setups for better correlation between t-network transformed shunt impedance, ZC
 - Investigating de-embedding of measurement artifacts further for improved correlation between t-network transformed shunt impedance, ZC, from external ports and buried port impedance







JAN. 31 – FEB. 2, 2023

#DesignCon

28

informa markets

Acknowledgements

- The authors wish to thank the following individuals and companies for their help and support:
 - Jin-Hyun Hwang, DuPont
 - Pete Pupalaikis, Nubis Communications
 - Steve Sandler, Picotest
 - Richard Zai, PacketMicro
 - Graeme Ritchie, Cadence.













Thank you for attending !







S a	ec

Thank you for attending this webinar!

Join us again for Advanced Manufacturing Minneapolis

cādence

October 10-11, 2023

#DesignCon





JAN. 31 - FEB. 2, 2023

30 (informa markets

Sensitivity Analysis

- Sensitivity analysis completed to identify high priority parameters to include when modeling probed measurement of DC resistance
- DC resistance of simulated structure function of:
 - Sheet thickness (TH): [10mil, 23mil]
 - How deep probe goes into the copper (probe offset, OFF): [10um, 30um]
 - Surface roughness of the copper: Nodule radius [2um, 6um]
- $\min_{\text{TH,OFF,NR}} \{ | Re\{ Z_{C,Sim.} (f = 100 Hz, \text{TH, OFF, NR}) \} 0.407 m\Omega | \}$
 - 0.407mOhm measured impedance with straight probe orientation at 100Hz
- Cost function has highest sensitivity to sheet thickness variation
- Optimizing values are:
 - TH = 10mils (minimum value of range)
 - OFF = 10um (probe barely touching)
 - Surface Roughness NR =6um (maximum value of range)



#DesignCon





-40

JAN. 31 – FEB. 2, 2023



Copper Sheet Investigation

- Copper sheet used as first DUT [15.6mm x 31.5mm x 0.25mm]
- Stresses measurement setup's low impedance measurement capabilities and cable braid error mitigation
- $R_{21} \propto 1/d^2$ d is spacing between probes
 - Current distribution out of positive probe 1 tip returning to negative probe 2 tip falls off as probe 2 moves away from probe 1
 - Results in voltage excitation at probe
 2 due to current at probe 1 falling off
 as probe 2 moves away from probe 1





(Left) Probe landings for copper sheet impedance measurement. (Right) Equivalent circuit for probe landing configuration.



(Left) Current density plot of two port shunt thru measurement on copper sheet. (Right) Resistance between probe tips for 500um and 1000um pitch. d/a is the ratio between the probe distance, d, and contact area of the probe points, a.

#DesignCon





JAN. 31 - FEB. 2, 2023